



eman la zabal zazu

Universidad
del País Vasco

Euskal Herriko
Unibertsitatea



Ingeniaritza Goi Eskola Teknikoa
Escuela Técnica Superior de Ingeniería
Bilbao

electrónica general

Lógica Combinacional

tema 6

DEPARTAMENTO DE TECNOLOGÍA ELECTRÓNICA

Circuitos Combinacionales Lógicos

- 1.- Multiplexor
- 2.- Demultiplexor
- 3.- Codificador
- 4.- Decodificador
- 5.- Convertidor de Código

Circuitos Combinacionales Aritméticos


- 6.- Sumador
- 7.- ALU

1.- Multiplexor

Circuito combinacional con:


- 2^n entradas,
- 1 salida
- n variables de control

Con las variables de control seleccionamos cual de las entradas se conecta a la salida




1.- Multiplexor


MUX 2:1



X = 0




X = 1




| X | S |
|---|---|
| 0 | A |
| 1 | B |

Con puertas lógicas





1.- Multiplexor

MUX 4:1



1.- Multiplexor



TRUTH TABLE


| E | S ₂ | S ₁ | S ₀ | I ₀ | I ₁ | I ₂ | I ₃ | I ₄ | I ₅ | I ₆ | I ₇ | Z | Z |
|---|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---|---|
| H | X | X | X | X | X | X | X | X | X | X | X | H | L |
| L | L | L | L | L | X | X | X | X | X | X | X | H | L |
| L | L | L | L | H | X | X | X | X | X | X | X | L | H |
| L | L | L | H | X | L | X | X | X | X | X | X | H | L |
| L | L | H | L | X | X | L | X | X | X | X | X | H | L |
| L | L | H | L | X | X | H | X | X | X | X | X | L | H |
| L | L | H | H | X | X | X | L | X | X | X | X | H | L |
| L | L | H | H | X | X | X | H | X | X | X | X | L | H |
| L | H | L | L | X | X | X | X | L | X | X | X | H | L |
| L | H | L | L | X | X | X | X | H | X | X | X | L | H |
| L | H | L | H | X | X | X | X | X | L | X | X | H | L |
| L | H | L | H | X | X | X | X | X | H | X | X | L | H |
| L | H | H | L | X | X | X | X | X | X | L | X | H | L |
| L | H | H | L | X | X | X | X | X | X | H | X | L | H |
| L | H | H | H | X | X | X | X | X | X | X | L | H | L |
| L | H | H | H | X | X | X | X | X | X | X | H | L | H |

habilitador

salidas

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care

E = Enable





1.- Multiplexor

$$F = \bar{A}\bar{B}C + A\bar{B}\bar{C} + ABC\bar{C}$$

Con un multiplexor de n señales de control se pueden hacer funciones de n+1 variables

| A | B | C | F |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |

A




2.- Demultiplexor

Circuito combinacional con:


- 1 entrada,
- 2^n salidas
- n variables de control

Con las variables de control seleccionamos cual de las salidas se conecta a la entrada




2.- Demultiplexor


DEMUX 1:2



$X = 0$




$X = 1$





| X | O ₀ | O ₁ |
|---|----------------|----------------|
| 0 | I | 0 |
| 1 | 0 | I |

Con puertas lógicas



2.- Demultiplexor

DEMUX 1:4



| x_1 | x_0 | O_3 | O_2 | O_1 | O_0 |
|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | I |
| 0 | 1 | 0 | 0 | I | 0 |
| 1 | 0 | 0 | I | 0 | 0 |
| 1 | 1 | I | 0 | 0 | 0 |


3.- Codificador

Circuito combinacional con:

- m entradas
- n salidas


Si hay una entrada activa, a la salida aparece el código asignado a dicha entrada

Puede haber tantos tipos como códigos



3.- Codificador

CODIFICADOR DECIMAL A BINARIO NATURAL




n Salidas

| | I_7 | I_6 | I_5 | I_4 | I_3 | I_2 | I_1 | I_0 | O_2 | O_1 | O_0 |
|---|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 3 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 4 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 5 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 6 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 7 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |

¿Y si hay más de una entrada activa?

3.- Codificador

CODIFICADOR DECIMAL A BINARIO NATURAL



CODIFICADOR DE PRIORIDAD


La salida responde a la entrada de mayor valor

| I_7 | I_6 | I_5 | I_4 | I_3 | I_2 | I_1 | I_0 | O_2 | O_1 | O_0 |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | X | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 1 | X | X | 0 | 1 | 0 |
| 0 | 0 | 0 | 0 | 1 | X | X | X | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | X | X | X | X | 1 | 0 | 0 |
| 0 | 0 | 1 | X | X | X | X | X | 1 | 0 | 1 |
| 0 | 1 | X | X | X | X | X | X | 1 | 1 | 0 |
| 1 | X | X | X | X | X | X | X | 1 | 1 | 1 |

4.- Decodificador

Realiza la operación inversa al codificador


Para una combinación dada de n entradas activa una de sus 2^n salidas (para binario natural a decimal)



| I_2 | I_1 | I_0 | O_7 | O_6 | O_5 | O_4 | O_3 | O_2 | O_1 | O_0 |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


4.- Decodificador

DECODIFICADOR BINARIO NATURAL A DECIMAL





| I_1 | I_0 | O_3 | O_2 | O_1 | O_0 |
|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 |

5.- Convertidor de código




Uno muy habitual es el BCD/7 segmentos



5.- Convertidor de código

Display 7 segmentos




Cátodo Común

Ánodo Común


5.- Convertidor de código

Display 7 segmentos

Es imprescindible poner resistencias para limitar la corriente por los diodos



Todos los diodos lucen con igual intensidad siempre




Los diodos lucen con distinta intensidad, dependiendo de cuantos estén en ON


5.- Convertidor de código

CD4511

Connection Diagram



Segment Identification




Truth Table

| Inputs | | | | | | | Outputs | | | | | | | |
|--------|-----------------|-----------------|---|---|---|---|---------|---|---|---|---|---|---|---------|
| LE | \overline{BI} | \overline{LT} | D | C | B | A | a | b | c | d | e | f | g | Display |
| X | X | 0 | X | X | X | X | 1 | 1 | 1 | 1 | 1 | 1 | 1 | B |
| X | 0 | 1 | X | X | X | X | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 3 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 4 |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 5 |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 6 |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 7 |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 8 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 9 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 1 | 1 | 1 | X | X | X | X | | | | | | | | * |

X = Don't Care

*Depends upon the BCD code applied during the 0 to 1 transition of LE.

Display



6.- Sumadores

Semisumador

Circuito que realiza la suma de dos bits sin tener en cuenta la llevada

1 bit

| A | B | S | C |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

$S = A \oplus B$
 $C = A \cdot B$

6.- Sumadores



Sumador completo

Circuito que realiza la suma de dos bits teniendo en cuenta las llevadas

| A | B | C_{in} | S_0 | C_0 |
|---|---|----------|-------|-------|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

$C_{in} = 0$ (rows 1-4)
 $C_{in} = 1$ (rows 5-8)

f_1 (points to C_{in})
 f_2 (points to C_0)





6.- Sumadores

Sumador de 4 bits

$2^h = 27$ entero

$$h = \frac{\log 27}{\log 2}$$



Full Adder




6.- Sumadores

Sumador de 4 bits


CD4008



Se pueden acoplar en cascada para sumar números de más bits





6.- Sumadores




Arithmetic Logic Unit

Circuito combinacional que realiza operaciones aritméticas y/o lógicas dependiendo de unas variables de control




M=0 (Función Lógica)

| S_1 | S_0 | F_i (F. Lógica) | Comentario |
|-------|-------|-----------------------------------|--|
| 0 | 0 | $F_i = A_i$ | Entrada A transferida a la salida |
| 0 | 1 | $F_i = \bar{A}_i$ | Entrada A complementada y transferida |
| 1 | 0 | $F_i = A_i \oplus B_i$ | XOR |
| 1 | 1 | $F_i = \overline{A_i \oplus B_i}$ | XNOR |




M=1 (Función Aritmética) y $C_i = 0$

| S_1 | S_0 | F_i (F. aritmética) | <i>Comentario</i> |
|-------|-------|-------------------------|---|
| 0 | 0 | $F_i = A_i$ | Entrada A transferida a la salida |
| 0 | 1 | $F_i = \bar{A}_i$ | Complemento a uno de A |
| 1 | 0 | $F_i = A_i + B_i$ | Suma de A y B |
| 1 | 1 | $F_i = \bar{A}_i + B_i$ | Suma de B y el complemento a uno de A |



M=1 (Función Aritmética) y $C_i = 1$

| S_1 | S_0 | F_i (F. aritmética) | Comentario |
|-------|-------|-----------------------------|---|
| 0 | 0 | $F_i = A_i + 1$ | Incrementa A |
| 0 | 1 | $F_i = \bar{A}_i + 1$ | Complemento a dos de A |
| 1 | 0 | $F_i = A_i + B_i + 1$ | Incrementa la suma de A y B |
| 1 | 1 | $F_i = \bar{A}_i + B_i + 1$ | B menos A |




$$\begin{array}{r}
 + 3 \quad \leftarrow \text{Llevada} \\
 2 \quad \leftarrow \text{(carry)} \\
 \hline
 5
 \end{array}
 \begin{array}{r}
 011 \\
 010 \\
 \hline
 101
 \end{array}
 \begin{array}{l}
 1 \text{ más } 1 = 2 \\
 \neq \\
 1 \text{ OR } 1 = 1
 \end{array}$$

$2^2 \quad 2^1 \quad 2^0$
 $4 + 0 + 1 = \underline{\underline{5}}$

Complemento a 2

3 bits para representar un número
 Puedo representar los números decimales de -1 a 7



$$\begin{array}{l}
 3 + 2 = 5 \quad 011 \\
 3 - 2 = 1 \\
 3 - 4 = -1 \quad \{7\}
 \end{array}$$


Complemento a 1
 qué le falta a un número
 para llegar a 1
 ↳ es hallar la negada

111 ←
 000 ← complemento a 1

101
 010 ← complemento a 1

Con el complemento a 1 hay 2 ceros

Complemento a 2 es $\bar{A} + 1$



$$\begin{array}{r} 3 \\ -4 \\ \hline -1 \end{array}$$

Sumamos a 3
el complemento a 2
de 4

$$n^{\circ} 3 \rightarrow 011$$

$$n^{\circ} 4 \rightarrow 100$$

$$\hookrightarrow \text{comp. a 1} \rightarrow 011$$

$$\hookrightarrow \text{comp. a 2} \rightarrow 100 \overset{+1}{} (-4)$$

$$\begin{array}{r} 3 \quad 011 \\ + (-4) \quad 100 \\ \hline \end{array}$$

$$\begin{array}{r} 111 \leftarrow \\ \uparrow \end{array}$$

es un n° negativo

↳ complemento a 2

$$1^{\circ} \rightarrow \phi \phi \phi \text{ (complemento a 1)}$$

$$2^{\circ} \quad + 1$$

$$\begin{array}{r} \phi \phi \phi \\ + 1 \\ \hline 001 \text{ (complemento a 2)} \end{array}$$

$$\hookrightarrow -1$$